Unit-Generator Implementation on the NeXT DSP Chip

نویسنده

  • Julius O. Smith
چکیده

The Motorola DSP56001 is a state-of-the-art digital signal processing chip that can execute (with the clock at 25 MHz) 12.5 million instructions per second and, in a single instruction, can perform a 24 by 24-bit multiply, a 48 plus 56-bit addition, two parallel data moves, an instruction fetch and decode, and two general index updates. The 24-bit data paths and computational architecture make the DSP56001 exceptionally well suited for real-time digital audio synthesis.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

Design and Implementation of a New Program Address Generator Unit in a DSP Processor

This paper presents the design and implementation of a new Program Address Generator (PAG) unit, which is a part of Program Control Unit (PCU) well suited for DSP Processors. This would be compatible with DSP56002 (DSP Processor from Motorola) at instruction level. The PAG provides hardware dedicated to support loops, which are frequent constructs in DSP algorithm. The proposed architecture of ...

متن کامل

Two Approaches to Optimizing for Power in the Spiral Framework

This paper evaluates two methods for generating power or energy optimized Digital Signal Processing (DSP) transforms. Both approaches integrate power models into the SPIRAL code generator. SPIRAL decomposes a transform into an algorithmic formula representation, which is then implemented in C and timed. The timing data is used as feedback to control the parameters of the next algorithm generate...

متن کامل

FPGA - in - the - Loop Implementation of an Adaptive Matrix Inversion Algorithmic Co - Processor : An Embedded Dual - Processor System

This article presents a comprehensive and efficient modelbased technique on how algorithms can be developed, synthesized, modeled, preverified and implemented on embedded processors platforms which consist of a personal computer and a field programmable gate array (FPGA). To illustrate the proposed technique a new adaptive matrix inversion algorithm is proposed and used. The algorithm is first ...

متن کامل

Cache Justification for DSP Processors

Caches are commonly used on general-purpose processors (GPPs) to improve performance by reducing the need to go to off-chip memory every time program instruction or data is needed. However, DSPs traditionally did not incorporate any caches, but instead mainly relied on fast on-chip memory banks. This paper will discuss the justification for having caches on DSP processors and the performance im...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1989